Normal view MARC view ISBD view

Automatic Analog IC sizing and Optimization Constrained with PVT Corners and Layout Effects

Nuno Lourenco

Automatic Analog IC sizing and Optimization Constrained with PVT Corners and Layout Effects - 1st ed. 2017 - springer 2017

ISBN: 9783319420370

Subjects--Topical Terms:
Electronic Circuits and systems
Engineering

Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Central Library - Coimbatore

Automatic Analog IC sizing and Optimization Constrained with PVT Corners and Layout Effects