Power distribution network design for VLSI
Material type:
TextPublication details: New Jersey; John Wiley; 2004Description: ix, 207pISBN: - 471657204
| Item type | Home library | Collection | Call number | Status | Barcode | |
|---|---|---|---|---|---|---|
BOOKS
|
AMRITA SCHOOL OF ENGINEERING | REFERENCE | 621.38.049.2 P41 (Browse shelf(Opens below)) | Not for loan | 41058 |
Browsing AMRITA SCHOOL OF ENGINEERING shelves, Collection: REFERENCE Close shelf browser (Hides shelf browser)
| No cover image available |
|
No cover image available | No cover image available |
|
|
No cover image available | ||
| 621.38.049.2 P11 Low-voltage SOI CMOS VLSI devices and circuits | 621.38.049.2 P12 VLSI Memory chip design | 621.38.049.2 P30 Analog VLSIdesign automation | 621.38.049.2 P41 Power distribution network design for VLSI | 621.38.049.2 P60 VLSI test principles and architectures : design for testability | 621.38.049.2 P60 VLSI test principles and architectures : design for testability | 621.38.049.2 P70 High-speed VLSI interconnections |
Includes bibliographical references and index
There are no comments on this title.
Log in to your account to post a comment.