Verilog digital system design : register transfer level synthesis, testbench, and verification

By:

Material type: Text

TextPublication details: New Delhi; Tata McGraw - Hill; 2006Edition: 2Description: xvi, 384pISBN:

Subject(s):

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Home library	Call number	Status	Barcode
BOOKS	AMRITA SCHOOL OF ENGINEERING	004.436.2VER P60 (Browse shelf(Opens below))	Available	41977

Previous								Next
Previous	004.436.2VER P41 Verilog : frequently asked questions language, applications and extensions	004.436.2VER P42 Starter's guide to verilog 2001	004.436.2VER P50 Practical guide for system verilog assertions [with CD-ROM]	004.436.2VER P60 Verilog digital system design : register transfer level synthesis, testbench, and verification	004.436.2VER P70 Verilog and system verilog gotchas : 101 common coding errors and how to avoid them	004.436.2VER P81 Digital design : an embedded systems approach using verilog	004.436.2VER Q60 Digital systems design : using verilog	Next

With CD-ROM (CDBK 3228).

There are no comments on this title.

to post a comment.

Central Library - Coimbatore