Network on chip : the next generation of system on chip integration
Material type:
- 9781466565265
Item type | Home library | Collection | Call number | Status | Barcode | |
---|---|---|---|---|---|---|
![]() |
AMRITA SCHOOL OF ENGINEERING | REFERENCE | 621.382.77.5 Q50 (Browse shelf(Opens below)) | Not for loan | 62009 |
Browsing AMRITA SCHOOL OF ENGINEERING shelves, Collection: REFERENCE Close shelf browser (Hides shelf browser)
![]() |
![]() |
![]() |
![]() |
![]() |
No cover image available |
![]() |
||
621.382.77.5 P80 System-on-chip test architectures : nanometer design for testability | 621.382.77.5 P80 System-on-chip test architectures : nanometer design for testability | 621.382.77.5 P90 Static timing analysis for nanometer designs : a practical approach | 621.382.77.5 Q50 Network on chip : the next generation of system on chip integration | 621.382.77.9 Q0 Power-aware testing and test strategies for low power devices | 621.382.77 N90 Integrated circuit manufacturability : the art of process and design integration | 621.382.77 P70 TCAD for Si, SiGe and GaAs integrated circuits |
Includes bibliographical references and index
There are no comments on this title.
Log in to your account to post a comment.